

AMENDMENTS TO THE CLAIMS

What is claimed is:

1. (Currently Amended) A method for holding up R-unit operands of R-unit registers for a minimum number of cycles until all prior updates have completed by comparing addresses of said R-unit registers in at least one queue and interlocking valid matches of said R-unit register addresses, the method comprising:

receiving a plurality of R-unit register addresses;

storing said R-unit register addresses in a plurality of queues;

accessing said queues;

comparing said R-unit register addresses;

determining matches between said R-unit register addresses; and

implementing one or more write-before-read interlocks after said determining produces a valid match, said one or more write-before-read interlocks being implemented until said comparing is no longer active, whereby operands of R-unit registers are updated during a operand prefetching period with a minimum number of cycles.

2. (Currently Amended) The method of claim 1 wherein one of said write-before-read interlocks causes a read instruction not to execute.

3. (Original) The method of claim 1 wherein said plurality of queues includes a write queue, pre-write and a read queue.

4. (Currently Amended) The method of claim 3 wherein a bypass sends ~~an~~ said R-unit register addresses when said read queue is empty.

5. (Original) The method of claim 3 wherein said comparing includes comparing said R-unit register addresses sent to said read queue against said R-unit register addresses sent to said write queue.

6. (Currently Amended) The method in claim 3 wherein said determining includes matching a valid R-unit register addresses of said write queue and said read queue.

7. (Original) The method in claim 3 wherein said determining includes matching said valid R-unit register addresses of said pre-write queue and said read queue.

8. (Canceled)

9. (Currently Amended) The method in claim 1 wherein said one or more write-before-read interlocks prevent read instructions from being processed.

10. (Currently Amended) The method in claim 1 wherein said write queue accumulates said R-unit register addresses.

11. (Currently Amended) The method in claim 1 wherein said updating occurs when an SRAM receives the accumulated results from said write queue.

12. (Currently Amended) A system for holding up ~~R-unit operands~~ of R-unit registers for a minimum number of cycles until all prior updates have completed by comparing addresses of said R-unit registers addresses in at least one queue and interlocking valid matches of said R-unit register addresses matches, the system comprising:

a plurality of queues for storing R-unit register addresses;

a comparator for comparing said R-unit register addresses in said plurality of queues and determining matches between said R-unit register addresses; and

a plurality of write-before-read interlocks that are implemented after determining valid matches of said R-unit register addresses are determined, said write-before-read interlocks being implemented until said comparing is no longer active, whereby operands of R-unit registers are updated during a operand prefetching period with a minimum number of cycles.

13. (Currently Amended) The system of claim 12 wherein one of said write-before-read interlocks causes a read instruction not to execute.

14. (Original) The system of claim 12 wherein said plurality of queues includes a write queue, a pre-write queue, and a read queue.

15. (Currently Amended) The system of claim 14 further comprising a bypass that sends ~~an said~~ R-unit register addresses when said read queue is empty.

16. (Original) The system of claim 14 wherein said comparator compares said R-unit register addresses sent to said read queue against said R-unit register addresses sent to said write queue.

A1
17. (Original) The system in claim 15 wherein said comparator determines said valid R-unit register address matches between said write queue and said read queue.

18. (Original) The system in claim 15 wherein said comparator determines said valid R-unit register address matches between said pre-write queue and said read queue.

19. (Canceled)

20. (Original) The system in claim 13 wherein said interlocks prevent read instructions from being processed.

21. (Currently Amended) The system in claim 14 wherein said ~~updating allows it is~~ allowed for said R-unit register addresses to accumulate in said write queue.

22. (Currently Amended) The system in claim 14 wherein said R-unit registers are ~~is~~ updated when an SRAM receives the accumulated results from said write queue.